


Vishay Siliconix

Power MOSFET



PRODUCT SUMMARY						
V _{DS} (V)	100					
R _{DS(on)} (Ω)	$V_{GS} = 5.0 V$ 0.54					
Q _g (Max.) (nC)	6.1					
Q _{gs} (nC)	2.0					
Q _{gd} (nC)	3.3					
Configuration	Single					

FEATURES

- Dynamic dV/dt rating
- · Repetitive avalanche rated
- Surface-mount (IRLR110, SiHLR110)
- Straight lead (IRLU110, SiHLU110)
- Available in tape and reel
- Logic-level gate drive
- $R_{DS(on)}$ specified at $V_{GS} = 4 V$ and 5 V
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

DESCRIPTION

Third generation ower MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRLU, SiHLU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface-mount applications.

ORDERING INFORMATION						
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)		
Lood (Db) free and belogen free	SiHLR110-GE3	SiHLR110TR-GE3	-	SiHLU110-GE3		
Lead (Pb)-free and halogen-free	IRLR110PbF-BE3	IRLR110TRPbF-BE3	-	-		
Lead (Pb)-free	IRLR110PbF	IRLR110TRPbF ^a	IRLR110TRLPbF	IRLU110PbF		

Note

a. See device orientation

PARAMETER	SYMBOL	LIMIT	UNIT			
Drain-source voltage	V _{DS}	100	V			
Gate-source voltage	V _{GS}	± 10	v			
Continuous dusin suurent	V at E V	$T_{\rm C} = 25 \ ^{\circ}{\rm C}$ $T_{\rm C} = 100 \ ^{\circ}{\rm C}$		4.3	1	
Continuous drain current	V _{GS} at 5 V	T _C = 100 °C	ID	2.7	A	
Pulsed drain current ^a	I _{DM}	17				
Linear derating factor				0.20	M/80	
Linear derating factor (PCB mount) e		0.020	W/°C			
Single pulse avalanche energy ^b			E _{AS}	100	mJ	
Repetitive avalanche current ^a			I _{AR}	4.3	А	
Repetitive avalanche energy ^a			E _{AR}	2.5	mJ	
Maximum power dissipation	T _C =	25 °C	D	25	W	
Maximum power dissipation (PCB mount) e T _A = 25 $^{\circ}$ C			P _D	2.5	vv	
Peak diode recovery dV/dt c			dV/dt	5.5	V/ns	
Operating junction and storage temperature range			T _J , T _{stg}	-55 to +150	- °C	
Soldering recommendations (peak temperature) d	For	10 s		260		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 8.1 mH, $R_q = 25 \Omega$, $I_{AS} = 4.3 \text{ A}$ (see fig. 12)

c. $I_{SD} \le 5.6$ A, dI/dt ≤ 140 A/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C

d. 1.6 mm from case

e. When mounted on 1" square PCB (FR-4 or G-10 material)

S21-0818-Rev. D, 02-Aug-2021





THERMAL RESISTANCE RATINGS								
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT			
Maximum junction-to-ambient	R _{thJA}	-	-	110				
Maximum junction-to-ambient (PCB mount) ^a	R _{thJA}	-	-	50	°C/W			
Maximum junction-to-case (drain)	R _{thJC}	-	-	5.0				

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material)

PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static		·		•			
Drain-source breakdown voltage	V _{DS}	V _{GS} :	= 0 V, I _D = 250 μΑ	100	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference	Reference to 25 °C, $I_D = 1 \text{ mA}$			-	V/°C
Gate-source threshold voltage	V _{GS(th)}	V _{DS} =	V _{GS} , I _D = - 250 μA	1.0	-	2.0	V
Gate-source leakage	I _{GSS}		V _{GS} = ± 10 V	-	-	± 100	nA
	I	V _{DS} =	= 100 V, V _{GS} = 0 V	-	-	25	
Zero gate voltage drain current	IDSS	$V_{DS} = 80 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}$		-	-	250	μA
	6	$V_{GS} = 5.0 V$	I _D = 2.6 A ^b	-	-	0.54	
Drain-source on-state resistance	R _{DS(on)}	$V_{GS} = 4.0 V$	I _D = 2.2 A ^b	-	-	0.76	Ω
Forward transconductance	9 _{fs}	V _{DS}	V _{DS} = 50 V, I _D = 2.6 A			-	S
Dynamic							
Input capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	250	-	pF
Output capacitance	C _{oss}			-	80	-	
Reverse transfer capacitance	C _{rss}			-	15	-	
Total gate charge	Qg	V _{GS} = 5.0 V I _D = 5.6 A, V _{DS} = 80 V, see fig. 6 and 13 ^b		-	-	6.1	nC
Gate-source charge	Q _{gs}			-	-	2.0	
Gate-drain charge	Q _{gd}		see lig. 0 and 13		-	3.3	
Turn-on delay time	t _{d(on)}		ŀ		9.3	-	- ns
Rise time	t _r	$\label{eq:V_DD} \begin{array}{l} V_{DD} = 50 \text{ V}, \text{ I}_D = 5.6 \text{ A}, \\ R_g = 12 \ \Omega, \ R_D = 8.4 \ \Omega, \ \text{see fig. } 10^{\text{b}} \end{array}$		-	47	-	
Turn-off delay time	t _{d(off)}			-	16	-	
Fall time	t _f					-	
Internal drain inductance	L _D	Between 6 mm (0.25	") from	-	4.5	-	
Internal source inductance	L _S	package and die conta		-	7.5	-	nH
Drain-Source Body Diode Characteristic	cs	<u>.</u>		•			
Continuous source-drain diode current	I _S	MOSFET sym showing the	bol	-	-	4.3	_
Pulsed diode forward current ^a	I _{SM}	•	integral reverse p - n junction diode		-	17	A
Body diode voltage	V _{SD}	T _J = 25 °C	2, I _S =4.3 A, V _{GS} = 0 V ^b	-	-	2.5	V
Body diode reverse recovery time	t _{rr}	т ос «о н		-	100	130	ns
Body diode reverse recovery charge	Q _{rr}	$I_{\rm J} = 25$ °C, $I_{\rm F}$	= 5.6 A, dl/dt = 100 A/µs ^b	-	0.50	0.65	μC
Forward turn-on time	t _{on}	Intrinsic tu	rn-on time is negligible (turn	I-on is dor	ninated b	y L _S and	L _D)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. Pulse width \leq 300 µs; duty cycle \leq 2 %



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, $T_C = 25 \ ^{\circ}C$




Fig. 1 - Typical Output Characteristics, T_C = 150 °C




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Normalized On-Resistance vs. Temperature



Vishay Siliconix






Fig. 4 - Typical Capacitance vs. Drain-to-Source Voltage








Fig. 5 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 - Maximum Safe Operating Area

4



Vishay Siliconix




Fig. 8 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 9 - Maximum Effective Transient Thermal Impedance, Junction-to-Case



Vishay Siliconix




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform




Fig. 13b - Gate Charge Test Circuit


6

Document Number: 91323

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Peak Diode Recovery dV/dt Test Circuit



Note

a. V_{GS} = 5 V for logic level devices

Fig. 10 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91323.

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>






TO-252AA Case Outline

VERSION 1: FACILITY CODE = Y







	MILLIN	METERS
DIM.	MIN.	MAX.
А	2.18	2.38
A1	-	0.127
b	0.64	0.88
b2	0.76	1.14
b3	4.95	5.46
С	0.46	0.61
C2	0.46	0.89
D	5.97	6.22
D1	4.10	-
E	6.35	6.73
E1	4.32	-
Н	9.40	10.41
е	2.28	BSC
e1	4.56	BSC
L	1.40	1.78
L3	0.89	1.27
L4	-	1.02
L5	1.01	1.52

Note

• Dimension L3 is for reference only



VERSION 2: FACILITY CODE = N



	MILLIN	METERS
DIM.	MIN.	MAX.
A	2.18	2.39
A1	-	0.13
b	0.65	0.89
b1	0.64	0.79
b2	0.76	1.13
b3	4.95	5.46
С	0.46	0.61
c1	0.41	0.56
c2	0.46	0.60
D	5.97	6.22
D1	5.21	-
E	6.35	6.73
E1	4.32	-
е	2.29	BSC
Н	9.94	10.34

	MILLIMETERS					
DIM.	MIN.	MAX.				
L	1.50	1.78				
L1	2.74	l ref.				
L2	0.51	BSC				
L3	0.89	1.27				
L4	-	1.02				
L5	1.14	1.49				
L6	0.65	0.85				
θ	0°	10°				
θ1	0°	15°				
θ2	25°	35°				

Notes

• Dimensioning and tolerance confirm to ASME Y14.5M-1994

• All dimensions are in millimeters. Angles are in degrees

• Heat sink side flash is max. 0.8 mm

Radius on terminal is optional


ECN: E22-0399-Rev. R, 03-Oct-2022 DWG: 5347


2



Case Outline for TO-251AA (High Voltage)

OPTION 1:





	MILLIN	IETERS	INC	HES			MILLIN	IETERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.	Γ	DIM.	MIN.	MAX.	MIN.	MA
А	2.18	2.39	0.086	0.094	Γ	D1	5.21	-	0.205	-
A1	0.89	1.14	0.035	0.045	Ī	Е	6.35	6.73	0.250	0.26
b	0.64	0.89	0.025	0.035	Γ	E1	4.32	-	0.170	-
b1	0.65	0.79	0.026	0.031	Γ	е	2.29	BSC	2.29	BSC
b2	0.76	1.14	0.030	0.045	Ī	L	8.89	9.65	0.350	0.38
b3	0.76	1.04	0.030	0.041	Ī	L1	1.91	2.29	0.075	0.09
b4	4.95	5.46	0.195	0.215	Γ	L2	0.89	1.27	0.035	0.05
С	0.46	0.61	0.018	0.024	Ī	L3	1.14	1.52	0.045	0.06
c1	0.41	0.56	0.016	0.022	Ī	θ1	0'	15'	0'	15
c2	0.46	0.86	0.018	0.034	Ī	θ2	25'	35'	25'	35
D	5.97	6.22	0.235	0.245	ľ		•	•	•	•

DWG: 5968

Notes

- Dimensioning and tolerancing per ASME Y14.5M-1994
- Dimension are shown in inches and millimeters
- Dimension D and E do not include mold flash. Mold flash shall not exceed 0.13 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body
- Thermal pad contour optional with dimensions b4, L2, E1 and D1
- Lead dimension uncontrolled in L3
- Dimension b1, b3 and c1 apply to base metal only
- Outline conforms to JEDEC® outline TO-251AA

Revision: 27-Dec-2021

1


Document Number: 91362

For technical questions, contact: hvmos.techsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000



OPTION 2: FACILITY CODE = N



DIM.	MIN.	NOM.	MAX.	7 6	DIM.	MIN.	Ν
А	2.180	2.285	2.390	1 [D2	5.380	
A1	0.890	1.015	1.140		E	6.350	6
b	0.640	0.765	0.890		E1	4.32	
b1	0.640	0.715	0.790		е	2.29	BSC
b2	0.760	0.950	1.140		L	8.890	ę
b3	0.760	0.900	1.040		L1	1.910	2
b4	4.950	5.205	5.460		L2	0.890	1
С	0.460	-	0.610		L3	1.140	1
c1	0.410	-	0.560		L4	1.300	1
c2	0.460	-	0.610		θ1	0°	
D	5.970	6.095	6.220		θ2	4°	
D1	4.300	-	-				
ECN: E21-06 DWG: 5968	82-Rev. C, 27-Dec	-2021		· ·			

Notes

Dimensioning and tolerancing per ASME Y14.5M-1994

• All dimension are in millimeters, angles are in degrees

• Heat sink side flash is max. 0.8 mm

2

NOM.

-

6.540

-

9.270

2.100

1.080

1.330

1.400

7.5°

-

MAX.

-

6.730

9.650

2.290

1.270

1.520

1.500

15° -



RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.